Q.P. Code: 18EC0402

Reg	. N		
	S	IDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)	
		B.Tech II Year I Semester Supplementary Examinations August-2021	
		DIGITAL SYSTEM DESIGN	
		(Electronics and Communication Engineering)	
Time	: 31	nours Max. Marks	s: 60
		PART-A	
		(Answer all the Questions 5 x $2 = 10$ Marks)	23.4
1/7	a	List the applications of MUX and DEMUX	21VI 21VI
	c	Draw the MOD-2 Counter	$2\mathbf{M}$
	d	Realize $F(x,y,z) = \Sigma m(1,2,5,7)$ using PLA.	2M
14.2	e	Write a VHDL Program for 2x4 Decoder in Dataflow Model	2M
		PART-B	
		(Answer all Five Units 5 x $10 = 50$ Marks)	
2	я	Convert the following	5M
-		i) $(BC)16 = (10)$	UTI1
		ii) $(2314)8 = ()10$	
		iii) $(1000011)2 = ()10$	
		iv) (647)10=()16	
		v) $(292)10 = (1204)b$	
	D	Express the following numbers in decimal. $(1)$ $(10110,0101)2$	5IVI
		(1)  (16110.0101)2 $(11)  (165)16$	
		(III) (26.24)8	
		(IV) (BC54)16	
		(V) (323)8	3
		OR	
3	a	Explain about the Binary Codes.	5M
	b	Simplify the following Boolean functions to minimum number of literals.	5M
		i) $F = x^{2}y^{2}z + x^{2}z^{2}z + x^{2}z^$	
÷		iii) F = (x+y)'(x'+y')	
		iv) $F=xy+xy'+x'y$	
		v) $F = (BC' + A'D)(AB' + CD')$	
		UNIT-II	
4	a	Simplify the following Boolean function for minimal SOP & POS form using K-	5M
		map	
		$F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$	-
	b	Explain about carry look ahead adder with suitable diagram	5M
5	0	Obtain Product of sums form for $F=y'z'+y'z'+yz'+yy$	514
5	a h	With a neat design procedure, explain the implementation of a 4-bit Magnitude	5M
	5	Comparator.	514
		UNIT-III	
6	a	Explain the difference between Ring and Johnson counters with neat sketch	5M
	b	Explain the operation of an SR Flip Flop using excitation table. Give its Truth Table	5M
		and Characteristic Equation	

**R18** 

## Q.P. Code: 18EC0402



## OR

7	a	Design and implement a BCD Ripple counter using JK Flip Flops.	6M
	b	Give the characteristic table, Truth table, characteristic equation and excitation table	<b>4M</b>
		for T and D Flip Flops.	
		UNIT-IV	
8	a	What is meant by Tristate logic? Draw the circuit of Tristate TTL logic and explain the functions.	6M
	b	Derive the PLA programming table for the combinational circuit that squares a 3-bit number.	4M
		OR	
9	a	Give the classification of integrated circuits and compare the various logic families	<b>5M</b>
	b	Compare three combinational circuits: PLA, PAL and ROM.	5M
		UNIT-V	
10	a	Explain the importance of Schematic in VHDL.	5M
	b	Write a VHDL program for a 4X1 MUX.	5M
		OR	
11	a	Explain about Simulation and Synthesis processes in VHDL	5M
	b	Write a VHDL program for 3 to 8 Decoder	5M

## \*\*\*END\*\*\*